



RESEARCH ARTICLE

Architecture of Discrete Wavelet Transform Processor for Image Compression

Ms. Yamini S.Bute¹, Ms. Indu Mandawi², Ms. Sarita Sakure³

¹Lecturer in CSE Department, Nagpur University, DBACER Nagpur, India

²Lecturer in CSE Department, Nagpur University, ITM College of Engineering, India

³Lecturer in CSE Department, Nagpur University, KDK College of Engineering, India

¹ ysbute@gmail.com; ² indum@itmnapur.ac.in; ³ saritamotghare@yahoo.com

Abstract— Image compression is one of the major image processing techniques. Discrete wavelet transforms is the most popular transformation technique adopted for image compression. This paper presents an efficient VLSI architecture of a high speed, low power 2-D Discrete Wavelet Transform computing. There are number of architectures are present for realizing DWT. Based on the application and the constraints imposed, the appropriate architecture can be chosen. Proposed DWT architecture uses Harr transformation. In this architecture we will use parallel and pipelined processing logic. As we are using parallel and pipelined scheme it will provide fast computation of DWT. Thus, it is very suitable for new generation image compression systems, such as JPEG2000.

Key Terms: - Discrete Wavelet Transforms (DWT); JPEG2000; 2D-DWT; VLSI architecture; FPGA implementation

Full Text: <http://www.ijcsmc.com/docs/papers/June2013/V2I6201310.pdf>